5 26 F	Rec'd PCT/PTO	21 JUL 2000
K OFFICE	ATTORNEY'S DOCKET	NUMBER

1 PTO-1390 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMAR TRANSMITTAL LETTER TO THE UNITED STATES 362-43 PCT/US DESIGNATED/ELECTED OFFICE (DO/EO/US) U.S. APPLICATION NO. (IF KNOWN, SEE 37 CFR CONCERNING A FILING UNDER 35 U.S.C. 371 TERNATIONAL APPLICATION NO. INTERNATIONAL FILING DATE PRIORITY DATE PCT/JP99/00225 22 January 1999 23 January 1998 TITLE OF INVENTION DAMASCENE INTERCONNECTION AND SEMICONDUCTOR DEVICE APPLICANT(S) FOR DO/EO/US Yamamoto, et al. Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information: This is a FIRST submission of items concerning a filing under 35 U.S.C. 371. \boxtimes This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371. 2. This is an express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1). 3. \boxtimes A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date. 4 \boxtimes 5. \boxtimes A copy of the International Application as filed (35 U.S.C. 371 (c) (2)) a. 🛛 is transmitted herewith (required only if not transmitted by the International Bureau). b. 🗆 has been transmitted by the International Bureau. is not required, as the application was filed in the United States Receiving Office (RO/US). A translation of the International Application into English (35 U.S.C. 371(c)(2)). \times 7. \boxtimes A copy of the International Search Report (PCT/ISA/210). Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371 (c)(3)) are transmitted herewith (required only if not transmitted by the International Bureau). b. 🗆 have been transmitted by the International Bureau. have not been made; however, the time limit for making such amendments has NOT expired. have not been made and will not be made. A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)). \boxtimes An oath or declaration of the inventor(s) (35 U.S.C. 371 (c)(4)). 11. A copy of the International Preliminary Examination Report (PCT/IPEA/409). 12. A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371 (c)(5)). Items 13 to 20 below concern document(s) or information included: 13. An Information Disclosure Statement under 37 CFR 1.97 and 1.98. \boxtimes 14. An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included. 15. \times A FIRST preliminary amendment. A SECOND or SUBSEQUENT preliminary amendment. 16. 17. A substitute specification. 18. A change of power of attorney and/or address letter. 19. Certificate of Mailing by Express Mail 20. Other items or information: Return-receipt postcard. Copy of International Publication No. WO99/38204

534 Rec'd PCT/PTC 21 JUL 2000

U.S. APPLI	P9	760) 9	31 R	PCT/J	applicati P99/0022		IO.			S DOCKET NUME 3 PCT/US	3ER
21.	The foll	owing fees a	re subr	nitted:.								TX X Z
		-		.492 (a) (1) -	(5)):					CALCULATION	S PIOUSE ON	1LY
inte	rnational	search fee (3	7 CFR	1.445(a)(2)	n fee (37 CFR 1.482) r paid to USPTO by the EPO or JPO			\$97	0.00			
🛛 Inte	rnational	preliminary	examir	nation fee (37	CFR 1.482) not paid ed by the EPO or JPO	to		CO 1	0.00			
☐ Inte	rnational	preliminary	examir	nation fee (37	CFR 1.482) not paid (2)) paid to USPTO.	to LISPTO)		0.00			
☐ Inte	rnational all claims	preliminary did not satis	examin	nation fee paid visions of PC	d to USPTO (37 CFR T Article 33(1)-(4)	1.482)		\$67	0.00			
☐ Inte and	rnational all claims	preliminary s satisfied pr	examin ovision	nation fee paid as of PCT Art	d to USPTO (37 CFR icle 33(1)-(4)	1.482)		\$9	6.00			
		ENTE	R AP	PROPRI	ATE BASIC FE		OUI			\$840.00	:	
Surcharge of months from	of \$130.00 m the earl	0 for furnish iest claimed	ing the priorit	oath or decla y date (37 Cl	ration later than FR 1.492 (e)).	□ 20)	□ 30)	\$0.00		
CLAIM		NUN		FILED	NUMBER EXT	TRA		RATE				
Total claims			14	- 20 =	0		X	\$18.0		\$0.00		
Independen		01: (1	2	- 3 =	0		х	\$78.0	0	\$0.00		
Multiple D	ependent	Claims (che			ABOVE CALO	TIT AT	TON			\$0.00		
Reduction o	of 1/2 for	filing by sm			ble. Verified Small E				=	\$840.00		
must also be	e filed (N	Note 37 CFR	1.9, 1.	27, 1.28) (ch	eck if applicable).					\$0.00		
						SUB	FO1	AL	=	\$840.00		
Processing months from	fee of \$13 n the earl	30.00 for fur iest claimed	nishing priority	the English to date (37 CF	translation later than FR 1.492 (f)).	□ 20)	□ 30) +	\$0.00		
					TOTAL NAT	IONAI	FE	EE	=	\$840.00		
Fee for reco accompanie	ording the	enclosed as ppropriate co	signme over sh	nt (37 CFR 1 eet (37 CFR	.21(h)). The assignment of 3.28, 3.31) (check if	ent must b applicable	e e).		×	\$40.00		
					TOTAL FEES	ENCL	OSI	E D	=	\$880.00		
										Amount to be: refunded	\$	
									[charged	\$	
		he amount of			to cover the above i				-			
Please charge my Deposit Account No. in the amount of to cover the above fees. A duplicate copy of this sheet is enclosed.												
		ssioner is her sccount No.			narge any fees which r A duplicate copy of th				dit an	y overpayment		
NOTE: WI 1.137(a) or	here an a (b)) mus	ppropriate t be filed an	time lii d gran	mit under 37 ted to restor	CFR 1.494 or 1.495 e the application to p	has not be	een n atus.	ıet, a p	etitio	n to revive (37 CFF	ł	
SEND ALL	CORRE	SPONDENC	E TO:				K	צג?	P			
Gerald T. Hoffmann		-					SIG	NATU	JRE			_
6900 Jeric	·-						Ro	d S. T	urne	r		
Syosset, No Telephone							NA					
Facsimile:								639				
							RE	GISTR	ATIO	N NUMBER		-
							21	Jul	y 20	000		
							DA	TE				-

534 Rec'd PCT/PTC 2 1 JUL 2000

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Yamamoto, et al.

Examiner: Unassigned

Serial No.: Unassigned

Group Art Unit: Unassigned

Filed: Herewith

Docket: 362-43 PCT/US

For: DAMASCENE

Dated: July 21, 2000

INTERCONNECTION AND SEMICONDUCTOR DEVICE

Assistant Commissioner for Patents

Washington, DC 20231

PRELIMINARY AMENDMENT

Sir:

Prior to the examination of this application, please amend the application as follows:

IN THE CLAIMS:

Please amend the claims as follows:

Claim 7,

line 1 thereof, delete "to 6".

Claim 14,

HOFFMANN & BARON, LLP

6900 Jericho Turnpike

(516) 822-3550

Syosset, New York 11791

line 1 thereof, change "any of claims 8 to 13" to --claim 8--.

REMARKS

The amendment herein to the claims is made to delete the multiple dependency of Claims 7 and 14.

It is believed that the application is in proper form for examination and such action is respectfully solicited.

Respectfully submitted,

Rod S. Turner

Registration No.: 38,639

Attorney for Applicant(s)

21/7/00 Letter EL491452128US

marks, Arlington, Virginia 22202-3519

ESS MAIL Post Office to Addr Toledane

SPECIFICATION

Damascene Interconnection and Semiconductor Device

TECHNICAL FIELD

This invention relates to damascene interconnections and semiconductor devices. More particularly, the invention relates to a damascene interconnection having a bonding pad formed by a pad trench and a metal or conductive film filling the pad trench, and to a semiconductor device using same.

10

PRIOR ART

Recently, so-called the damascene process has being adopted in providing multilevel interconnections for a semiconductor device having a metal or conductive film buried in the insulating film.

15

Briefly explaining a general damascene interconnection, an insulating film 2 formed on a semiconductor substrate 1 as shown in Figure 1(a) is etched using a mask of resist 3 patterned corresponding to an interconnection, as shown in Figure 1(b), thereby forming a trench 4. After removing away the resist 3, a conductive film 5 is formed covering the trench 4 as shown in Figure 1(c). Then, the conductive film 5 in areas other than the trench 4 is removed in a polishing process using, for example, a Chemical Mechanical Polish process (hereinafter referred to as "CMP process"), as shown in Figure 1(d).

20

It is known that, where removing the conductive film 5 by the CMP process, the greater is the opening area of the trench the higher is the polish rate on the conductive film buried in the trench, as shown in Figure 2. There encounters no especial problem in regions having a small trench opening area, such as in usual interconnections. However,

25

10

15

20

25

in regions having a large trench opening area, such as a bonding pad 6 shown in Figure 3, the conductive film 5 in the trench is polished into a dish-like form by an abrasive as shown in Figure 4, thus resulting in so-called dishing. Due to this, there are cases that disconnection or increase of resistance occurs in a central portion A where the wall thickness is reduced when providing connection between the bonding pad and the IC frame.

SUMMARY OF THE INVENTION

Therefore, it is a primary object of the present invention to provide a novel damascene interconnection and semiconductor device.

Another object of the invention is to provide a damascene interconnection capable of preventing resistance value increase or disconnection caused by dishing in a bonding pad, and a semiconductor device using the same.

A damascene interconnection according to the present invention, comprises: an interconnection trench formed in an insulating film and a pad trench communicating therewith; a protrusion formed by a portion not removed of the insulating film in the pad trench to decrease a substantial opening area of the pad trench; and a conductive film buried in the interconnection trench and the pad trench.

In the case of using such a damascene interconnection for a semiconductor device, such a semiconductor device, comprises: a semiconductor substrate; an insulating film formed on the semiconductor substrate; an interconnection trench formed on the insulating film and communicating with a semiconductor element; a pad trench formed on the insulating film and communicating with the interconnection trench; a protrusion formed by a portion of not removed of the insulating film in the pad trench and reducing a substantial opening area of the pad trench; and a conductive film buried in the

10

15

20

25

interconnection trench and the pad trench.

When removing the conductive film by a CMP process or the like, the protrusion dividing the pad trench serves as a stop of polishing by an abrasive. Consequently, so-called dishing will not occur that the conductive film in the pad trench is excessively removed. Thus, according to the invention, it is possible to prevent a bonding pad from being increased of resistance or causing disconnection resulting from dishing.

The protrusion may be formed not to divide the conductive film buried in the pad trench, or formed to divide the conductive film. However, where the conductive film is divided, another means is required to electrically couple together divided conductive film portions. The other means may be a contact hole for connecting between the conductive film formed in the insulating film and a conductive film arranged in a level lower than the insulating film. It should be noted that the contact hole is effective also where the conductive film in the pad trench is not divided by a protrusion.

The protrusion includes, in one embodiment, island protrusions distributed in a proper interval in the pad trench, and in another embodiment ridges.

The above described objects and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is an illustrative view showing a process for a general damascene interconnection;

Figure 2 is a graph showing a usual polish characteristic in CMP;

Figure 3 is an illustrative view showing a prior art;

Figure 4 is a sectional view on line N-IV in Figure 3;

10

15

20

25

and

Figure 5 is an illustrative view showing one embodiment of the present invention; Figure 6 is a sectional view on line VI-VI in Figure 5;

Figure 7 is an illustrative view showing a method for forming the Figure 5 embodiment;

Figure 8 is an illustrative view showing another embodiment of the invention;
Figure 9 is an illustrative view showing another embodiment of the invention;
Figure 10 is an illustrative view showing another embodiment of the invention;
Figure 11 is a sectional view on line - in Figure 10;

Figure 12 is an illustrative view showing another embodiment of the invention;

Figure 13 is an illustrative view showing another embodiment of the invention.

BEST FORM FOR PRACTICING THE INVENTION

A semiconductor device 10 of this embodiment shown in Figure 5 and Figure 6 includes a semiconductor substrate 12 formed, for example, of silicon (Si) or the like. Note that the semiconductor substrate 12 may use any of other materials. Semiconductor elements, including active and/or passive elements, are formed on the semiconductor substrate 12, although they are not shown in the figure.

The semiconductor device 10 comprises a damascene interconnection 11 including, on the semiconductor substrate 12, an interconnection trench 16 extending from the semiconductor element (not shown) and a pad trench 18 connected to the interconnection trench 16. That is, an insulating film 14 is formed, for example, of silicon oxide (SiO₂) in a uniform film thickness on the semiconductor substrate. In the insulating film 14, the interconnection trench 16 and the pad trench 18 connected therewith are formed. The insulating film 14 may use any of other materials.

Note that Figure 5 and Figure 6 illustrate the insulating film 14 formed directly on the surface of the semiconductor substrate 12 in order for simplifying illustration and explanation. However, in the actual semiconductor device, one or a plurality of semiconductor element layers are formed on the semiconductor substrate 12 as well known in the art and an interconnection layers is formed as required on each of such semiconductor element layers. The interconnection trench 16 provides electrical connection between the semiconductor element (not shown) and the pad trench 18. The pad trench 18 serves as a bonding pad on which wire-bonding is to be made to a not-shown IC leadframe. That is, the pad trench 18 is a connection terminal to provide electric conduction of the semiconductor element on each layer to and from the IC leadframe.

It has been a conventional practice to form such a damascene interconnection 11 by merely filling a conductive film, such as of copper (Cu), aluminum (Al) or tungsten (W), in the interconnection trench 16 and pad trench 18.

15

20

25

10

5

In this embodiment, however, the following devising is implemented on the pad trench 18 comparatively large in opening area, in order to prevent against dishing as stated before. That is, the pad trench 18 has an insulating film 14 formed to be left as an island-spotted form. Consequently, the pad trench 18 is divided into unitary portions by island protrusions 20. However, the island protrusions 20 do not separate one portion from another portion of the pad trench 18, i.e. the pad trench 18 is continuous in areas except for the island protrusions 20. That is, the pad trench 18 in this embodiment has a large opening size but is reduced in substantial opening area by the presence of the island protrusions 20. Specifically, in this embodiment the pad trench 18 has a side determined as approximately 50 - 200 μ m and an interval of the protrusions 20 determined as approximately 5 - 20 μ m.

10

15

20

In the pad trench 18 thus having the island-spotted protrusions 20, a conductive film 22 is formed using a metal as mentioned before or conductive material in a manner similar to that of the interconnection trench 16. Thus, the semiconductor element (not shown) on the semiconductor device 10 is electrically coupled through the conductive film 22 buried in the interconnection trench 16 to the pad trench 18, i.e. the conductive film 22 buried in the pad trench 18. Due to this, by bonding a wire (not shown) to the conductive film 22 formed in the pad trench 18, the semiconductor element is put in electrical connection to the wire, i.e. to the IC leadframe.

Hereunder, explanation is made on a method to concretely manufacture a semiconductor device 10 of the embodiment having a damascene interconnection 11 as described above, with reference to Figure 7. Incidentally, in Figure 7 an insulating film 14 is formed directly on a surface of a semiconductor substrate 12. It should however be noted that the semiconductor device 10 in practical has a proper number of semiconductor element layers as stated before and Figure 7 depicts an interconnection structure having only one layer for the sake of convenience.

An insulating layer 14 is formed on a semiconductor substrate 12 by thermal oxidation process or the like, as shown in Fig. 7(a). Thereafter, the insulating film 14 is masked with patterned resist 24 to leave island protrusions 20. Etching is made to form an interconnection trench 16 and a pad trench 18. At this time, a plurality of island protrusions 20 are formed in the pad trench 18. After removing the resist 24, a conductive film 22 is formed over an entire surface of the semiconductor substrate 12 including the interconnection trench 16 and pad trench 18 by a CVD or hot sputter process, as shown in Fig. 7(c). Then, the conductive film 22 on the insulating film 14 is removed as shown in Fig. 7(d) by a CMP process.

In the CMP process, the semiconductor substrate 12 (including the insulating film

14 and the conductive film 22) is urged onto a polishing pad mounted on a polisher table. The table and the substrate holder are relatively rotated while supplying to the polishing pad a slurry containing abrasive particles. When the conductive film 22 on the insulating film 14 is removed, the polishing operation is finished. In this case, the abrasive particle for polishing is selected of kind (material, particle size, etc.) such that in CMP a polish rate on the insulating film 14 is lower than a polish rate on the conductive film 22. According to an experiment conducted by the present inventors, the polish rate in concrete is desirably given as (polish rate on the conductive film 22) / (polish rate on the insulating film 14) ≥ 20 to 10. This is because in CMP the conductive film 22 on the insulating film 14 needs to be removed as rapid as possible. However, the insulating film 14 should be prevented from being damaged due to polishing, and the island projections 20 are to prevent over-polish to the conductive film 22 of the pad trench 18. Consequently, there is a necessity of providing the insulating film 14 with greater polish resistance than that of the conductive film 22.

15

10

5

According to this embodiment, in the process of removing the conductive film 22 (Figure 7(d)), the protrusions 20 (insulating film 14) having a low polish rate acts such that the conductive film 22 is decelerated in proceeding of polishing by the polish pad. Thus, the conductive film 22 in the pad trench 18 can be prevented from being removed to an excessive extent. This in turn makes it possible to prevent the pad trench 18 from increasing in resistance or occurrence of disconnection due to dishing.

20

That is, in the conventional art shown in Figure 3 and Figure 4, because the pad trench 6 is contacted in its entire opening by a polish pad (not shown), the pad trench 6 having a large opening area is partly over-polished into a result of dishing. On the contrary, in this embodiment, despite the pad trench entirely is large in opening area, the opening is divided into unitary portions wherein the opening area is small if considered

25

10

15

20

25

on a portion sandwiched between the island protrusions 20. Due to this, over-polish will not occur. As a result, a conductive film 22 in the pad trench 18 is given a planar surface as shown in Figure 6 and Figure 7(d).

In this manner, in the present invention, where using a CMP method having a polish characteristic that the polish rate increases with increase in opening area, the forming of protrusions in the pad trench reduces the substantial opening area thereby preventing dishing.

Incidentally, the protrusions 20 may be in a form to divide the pad trench 18 into portions. The shape of a protrusion may be a straight line as shown in Figure 8 or a squared-spiral form as shown in Figure 9.

That is, in the embodiment shown in Figure 8, a plurality of protrusions or ridges 20 are formed extending from respective outer edges of four sides of a rectangular pad trench 18. It should be noted that, in also this case, the other areas of the pad trench 18 are continuous with one another. In also this embodiment, the substantial opening area is reduced in the areas of between the protruding ridges 20, between protruding ridges extending from different sides and between the protruding ridge 20 and the inner edge of the pad trench 18.

In the embodiment of Figure 9, a pad trench 18 has one ridge 20 formed in a squared-spiral form. In the Figure 9 embodiment, because the ridge 20 is in the spiral form, the pad trench 18 is not divided into. In this manner, by forming the ridge 20 in the spiral form, the opening area is substantially reduced in the areas of between portions of the ridge 20 and between the ridge 20 and the pad trench 18 inner edge.

Meanwhile, if necessary, connection holes or contact holes 26 may be formed through a bottom of the pad trench 18 to provide electrical connection between the conductive film 22 and a not-shown lower-level conductive film through these contact

holes 26.

Explanation is made in detail on an embodiment having contact holes 26 formed through the insulating film 14, with reference to Figure 10 and Figure 11,. This embodiment is to be applied to a semiconductor device having another layer formed in a level lower the insulating film 14, as shown in Fig. 11. That is, another insulating film 28 is formed on a semiconductor substrate 12, and further another conductive film 30 is formed on the insulating film 28. The insulating film 14 is formed on the conductive film 30. In a bottom of the pad trench 18, a plurality of contact holes 26 are formed penetrating through the insulating film 14. When forming a metal or conductive film 22 in the pad trench 18, a metal or conductive material thereof is also filled in the contact holes 26 to provide electrical connection between the upper-leveled conductive film 22 and lower-leveled conductive film 30. By thus forming the contact holes 26 in the pad trench 18 and connecting between the conductive films 22 and 30, it is possible to eliminate the disadvantage as feared upon forming protrusions 20 in the pad trench 18.

15

10

5

That is, the protrusions or ridges if formed in the pad trench 18 results in volume decrease of the pad trench 18, i.e. volume reduction of the conductive film 22 of the pad trench 18. It is to be feared that the bonding pad be increased in electric resistance by volume reduction in the conductive film 22 of the pad trench 18. However, the conductive film 22 if coupled to the conductive film 30 as in the Figure 10 and Figure 11 embodiments increases the effective volume of the conductive film 22, thus properly suppressing the electric resistance from increasing.

20

In an embodiment shown in Figure 12, contact holes 26 are added to the structure of the Figure 8 embodiment to thereby make the conductive film 22 of the pad trench 18 integral with a lower-leveled conductive film.

25

In an embodiment of Figure 13, a ridge 20 is formed in a closed-loop form in a

10

15

manner different from the Figure 9 embodiment. Accordingly, in this embodiment the conductive film 22 of the pad trench 18 is divided into portions, in a manner different from the above embodiment. In this case, the contact holes 26 are especially effective. That is, the formation of contact holes 26 connects the conductive film 22 of the pad trench 18 to a lower-leveled conductive film 30 (Figure 11). Consequently, the divided portions of the conductive film 22 of the pad trench 18 are electrically coupled together through the conductive film 30. That is, in the Figure 13 embodiment, the ridge or protrusion 20 is formed in a closed-loop form. However, there encounters no problem with disconnection in the pad trench 18 due to the protrusion or ridge 20 because the conductive film 22 is coupled to the lower-leveled conductive film through the via holes 26.

Incidentally, in the present invention, the protrusion or ridge for reducing the actual opening area of the pad trench may be provided in plurality in the pad trench or employed one in number.

Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the spirit and scope of the present invention being limited only by the terms of the appended claims.

WHAT IS CLAIMED IS:

1. A damascene interconnection, comprising:

an interconnection trench formed in an insulating film and a pad trench communicating therewith;

5

a protrusion formed by a portion not removed of said insulating film in said pad trench to decrease a substantial opening area of said pad trench; and

a conductive film buried in said interconnection trench and said pad trench.

2. A damascene interconnection according to claim 1, wherein said protrusion is formed not to divide said conductive film buried in said pad trench.

10

- 3. A damascene interconnection according to claim 2, wherein said protrusion increase a plurality of island protrusions distributed at a proper interval in said pad trench.
- 4. A damascene interconnection according to claim 2, wherein said protrusion includes a ridge.

15

20

5. A damascene interconnection according to claim 1, wherein said protrusion is formed to divide said conductive film buried in said pad trench.

- 6. A damascene interconnection according to claim 5, wherein said protrusion includes a closed-loop ridge encompassing one part in said pad trench.
- 7. A damascene interconnection according to any of claims 1 to 6, further comprising a contact hole formed in said pad trench and electrically connecting between said conductive film and another conductive film arranged in a level lower than said insulating film.
 - 8. A semiconductor device, comprising:
 - a semiconductor substrate;
 - an insulating film formed on said semiconductor substrate;
- an interconnection trench formed on said insulating film and communicating with

10

15

20

a semiconductor element;

a pad trench formed on said insulating film and communicating with said interconnection trench;

- a protrusion formed by a portion of not removed of said insulating film in said pad trench and reducing a substantial opening area of said pad trench; and
 - a conductive film buried in said interconnection trench and said pad trench.
 - 9. A semiconductor device according to claim 9, wherein said protrusion is formed not to divide said conductive film buried in said pad trench.
 - 10. A semiconductor device according to claim 9, wherein said protrusion includes a plurality of island protrusions distributed at a proper interval in said pad trench.
 - 11. A semiconductor device according to claim 9, wherein said protrusion includes a ridge.
 - 12. A semiconductor device according to claim 8, wherein said protrusion is formed to divide said conductive film buried in said pad trench.
 - 13. A semiconductor device according to claim 12, wherein said protrusion includes a closed-loop ridge encompassing one portion in said pad trench.
 - 14. A semiconductor device according to any of claims 8 to 13, further comprising another conductive film formed in a level lower than said insulating film, and a contact hole formed through said insulating film in said pad trench and electrically connecting between said conductive film and said other conductive film.

25


09/60093**1** 534 Rec'd PCT/FT: **21 JUL 2000**


ABSTRACT OF THE DISCLOSURE


A semiconductor device includes an insulating film. On this insulating film, formed are an interconnection trench communicating with a semiconductor element and a pad trench communicating with the interconnection trench. In the pad trench, a protrusion is formed by leaving one part of the insulating film. A conductive film is formed over the insulating film including the interconnection and pad trenches.

Thereafter, the conductive film is removed by a CMP process. At this time, the protrusion serves to prevent the conductive film in the pad trench from being overpolished.

FIG. 1











FIG. 2






FIG. 4




FIG. 5




FIG. 6

10

18

16

20

22


22


20


14


12


FIG. 7

















FIG. 11




FIG. 12





FIG. 13



Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。	As a below named inventor, I hereby declare that:
私の住所、私書有、国籍は下記の私の氏名の後に記載され に通りです。	My residence, post office address and citizenship are as stated next to my name.
下記の名称の発明に関して請求範囲に記載され、特許出額 している発明内容について、私が最初かつ唯一の発明者(下 記の氏名が一つの場合)もしくは最初かつ共同発明者である と(下記の名称が複数の場合)信じています。	I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled
	DAMASCENE INTERCONNECTION AND
	SEMICONDUCTOR DEVICE
上記発明の明細書(下記の機でx印がついていない場合は、本書に添付)は、	the specification of which is attached hereto unless the following box is checked;
□ _月_日に提出され、米国出頭番号または特許協定条約 国際出類番号をとし、 (該当する場合)といって訂正されました。	was filed on January 22, 1999 as United States Application Number of PCT International Application Number PCT/JP99/00225 and was amended on (if applicable).
私は、特許請求範囲を含む上記訂正後の明細書を検討し、 内容を理解していることをここに表明します。	I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.
私は、選邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。	I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Japanese Language Declaration

(日本語宣言書)

私は、米国法典第35編119条(a)-(d)領又は365条(b)項に基金下記の、米 園以外の園の少なくとも一ヶ国を指定している特許協力条約365(a)項に基ずく国際出題、又は外国での特許出額もしくは発明者証の出意についての外国優先権をここに主要するとともに、優先権を主張している、本出額の前に出版された特許または発明者証の外国出版を以下に、存内をマークすることで、示しています。

Prior Foreign Application(s)

Q U

ı =

iê

外国での先行出職 10-11354	Japan
(Number)	(Country)
· (番号)	(图名)
(Number)	(Country)
(番号)	(国名)

動 私は、第35編米国法典119条(e)項に基いて下記の米 国存許出顧規定に記載された権利をここに主張いたします。

(Application No.) (Filing Date) (出類日)

私は、下記の米国法典第35編120条に基いて下記の米国特許出類に記載された権利。又は米国を指定している特許協力条約365条(c)に基ずく権利をここに主張します。また、本出類の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出難に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、運邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

(Application No.) (Filing Date)
(出類番号) (出類日)

(Application No.) (Filing Date)
(出類番号) (出類日)

私は、私自身の知識に基ずいて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じるところに基ずく表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基ずき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行なえば、出難した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby claim foreign priority under Title 35. United States Code. Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below

(Application No.) (Filing Date) (出類容号) (出類日)

I hereby claim the benefit under Title 35. United States Code. Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States. listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35. United States Code Section 112. I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filling date of the prior application and the national or PCT International filing date of application.

(Status: Patented, Pending, Abandoned) (現況: 特許許可済、係属中、放棄済)

(Status: Patented, Pending, Abandoned) (現況: 特許許可済、係属中、放薬済)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Japanese Language Declaration (日本語宣言書)

会保状: 私に下記の発用者として、本出頭に関する一切の 千元さを米特許商標局に対して遂行する弁理士言たは代理人 として、下記の者を指名いたします。(弁護士、言たは代理人 人の氏名及び登録番号を明記のこと)

(第三以降の共同発明者についても同様に記載し、署名をす

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number)

And I hereby appoint as principal attorneys:

Gerald T. Bodner

Hoffmann & Baron, LLP

言環送付先

m

ること)

運港電話運絡先: (名前及び電話番号)

The attorneys and agents of Hoffmann & Baron, LLP, as listed on the attachment (Page 5a)

Please direct all communications to the following address:

(Supply similar information and signature for third and subsequent

			6900 Jericho Turnpike Syosset, New York 11791	
			Sydsset, New Tork 11791	
				_
唯一生たは第一分明者名		100	Full name of sole or first inventor	1
19		100	Koji YAMAMOTO	
発明者の著名	目付		Inventor's signature Commando, 18/544/2000	
生 新			Residence C	
			Ukyo-ku, Kyoto-shi, KYOTO 615-0045 Japan	
			Citzenship	
1200			Japanese	ļ
私書箱			Post Office Address c/o Rohm Co., Ltd.	
		21, Saiin Miz	osaki-cho, Ukyo-ku, Kyoto-shi, KYOTO 615-0045	Japan
· · · · · · · · · · · · · · · · · · ·		•		
第二共同発明者名		100	Full name of second joint inventor, if any	
有二共命孙阳平太三 次			Nobuhisa KUMAMOTO	
第二共同発明者の署名	且付		Second inventor's signature Date	
ω. 			Nobuhisa Kumamoto 18/Tuly/200	2
住所			Residence Ukyo-ku, Kyoto-shi, <u>KYOTO 6</u> 15-0045 Japan	
国第			Citzenship	
			Japanese	•
私書箱			Post Office Address C/O Rohm Co., Ltd.	
		21. Saiin Mizos	saki-cho, Ukvo-ku, Kyoto-shi, KYOTO 615-0045 J	apan
				'

joint inventors.)

第三共同発明者名	122	Full name of third joint inventor, if any
	3w_	Muneyuki MATSUMOTO
第三共同発明者の署名	日付 	Third inventor's signature Munique Matsumote Residence Date 18 / July/2000
住所		Residence Ukyo-ku, Kyoto-shi, KYOTO 615-0045 Japan
国籍		Citizenship Japanese
私書籍	21, Saiin Mizosaki	Post Office Address c/o Rohm Co., Ltd. -cho, Ukyo-ku, Kyoto-shi, KYOTO 615-0045 Japan
		·
第四共同発明者名		Full name of fourth joint inventor, if any
第四共同発明者の署名	日付	Fourth inventor's signature Date
建所		Residence
海		Citizenship
私書箱		Post Office Address
10 St. 11		
第五共同発明者名 =		Full name of fifth joint inventor, if any
第五共同発明者の署名	日付	Fifth inventor's signature Date
住所		Residence
图籍		Citizenship
私書箱		Past Office Address
第六共同発明者名		Full name of sixth joint inventor, if any
第六共同発明者の署名	日付	Sixth inventor's signature Date
住所		Residence
国籍		Citizenship
私書箱		Post Office Address

第七共间免明者名		Full name of seventh joint inventor, if any	
第七共同発明者の署名	日付	Seventh inventor's signature	Date
住所		Residence	
国籍		Citiz anshi p	
私書箱	The second se	Post Office Address	
第八共同発明者名		Full name of eighth joint inventor, if any	
第八共同発明者の署名	日付	Eighth inventor's signature	Cate
住所		Residence	
		Citizenship	
私書箱		Post Office Address	
100 Marie 100 Ma			
第九共同発明者名 []		Full name of minth joint inventor, if any	
第九共同発明者の署名	日付	Ninth inventor's signature	Date
住所		Residence	
国籍		Citizanship	
私書箱		Post Office Address	
第十共同発明者名		Full name of tenth joint inventor, if any	
第十共同発明者の署名	日付	Tenth inventor's signature	Data
住所		Residence	
国籍		Citizenship	
私書箱		Post Office Address	

ATTACHMENT 5a

Hoffmann & Baron, LLP

6900 Jericho Turnpike Syosset, New York 11791

Charles R. Hoffmann, Reg. No. 24,102 Ronald J. Baron, Reg. No. 29,281 Gerald T. Bodner, Reg. No. 30,449 A. Thomas Kammer, Reg. No. 28,226 Irving N. Feit, Reg. No. 28,601 Alan M. Sack, Reg. No. 31,874 Algis Anilionis, Reg. No. 36,995 Gregory W. Bachmann, Reg. No. 41,593 Anthony E. Bennett, Reg. No. 40,910 James F. Harrington, Reg. No. 44,741 Glenn T. Henneberger, Reg. No. 36,074 Justin K. Holmes, Reg. No. 42,666 Richard LaCava, Reg. No. 41,135 Keith R. Lange, Reg. No. 44,201 Kevin E. McDermott, Reg. No. 35,946 Robert C. Morriss, Reg. No. 42,910 Samir R. Patel, Reg. No. 44,998 R. Glenn Schroeder, Reg. No. 34,720 Susan A. Sipos, Reg. No. 43,128. Roderick S.W. Turner, Reg. No. 38,639 Steven T. Zuschlag, Reg. No. 43,309

1055 Parsippany Boulevard Parsippany, New Jersey 07054

Daniel A. Scola, Jr., Reg. No. 29,855
Salvatore J. Abbruzzese, Reg. No. 30,152
Kirk M. Miles, Reg. No. 37,891
Robert F. Chisholm, Reg. No. 39,939
Kellyanne Merkel, Reg. No. 43,800
Keith R. Lange, Reg. No. 44,201
Barry Jacobsen, Reg. No. 43,689
John S. Sopko, Reg. No. 41,321